Introduction
The translinear principle [1] plays a key role in conventional implementations of RMS-to-DC conversion [2] . A well-known RMS-DC converter is shown in Fig. 1 . The squarer-divider basically comprises a four-transistor, i.e. second-order [3] [1] , but also to perform an expanding V-to-I conversion of the capacitance voltages. Owing to this expanding V-I conversion, translinear filters inherently perform instantaneous companding [7] .
The basic structure of a dynamical translinear circuit is depicted in Fig. 2 Fig. 3 . Transistors Q\ through Q$ comprise a third-order translinear loop. The small difference between the output structure of the RMS-DC converter and the subcircuit shown in Fig. 2 causes the cut-off frequency to halve with respect to eqn (4) .
Two emitter followers, Qt and Qg, are used to reduce the errors introduced by the finite current gain of the transistors.
Measurements
To verify the operation of the proposed RMS-DC converter, measurements were performed on a breadboard version of the circuit. V-I conversion, using a 100 kfl resistor, and full-wave rectification were established through the circuit shown in Fig. 4 [10] , mainly comprising some current mirrors.
The output current was measured across a 100 kü resistor.
The cut-off frequency of the filter equals I0/(4itCUt) Hz 
